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An optimized encoding algorithm for
systematic polar codes
Xiumin Wang1, Zhihong Zhang1, Jun Li2*, Yu Wang3, Haiyan Cao4, Zhengquan Li5 and Liang Shan1
Abstract
Many different encoding algorithms for systematic polar codes (SPC) have been introduced since SPC was
proposed in 2011. However, the number of the computing units of exclusive OR (XOR) has not been optimized yet.
According to an iterative property of the generator matrix and particular lower triangular structure of the matrix, we
propose an optimized encoding algorithm (OEA) of SPC that can reduce the number of XOR computing units
compared with existing non-recursive algorithms. We also prove that this property of the generator matrix could
extend to different code lengths and rates of the polar codes. Through the matrix segmentation and
transformation, we obtain a submatrix with all zero elements to save computation resources. The proportion of
zero elements in the matrix can reach up to 58.5% from the OEA for SPC when the code length and code rate are
2048 and 0.5, respectively. Furthermore, the proposed OEA is beneficial to hardware implementation compared
with the existing recursive algorithms in which signals are transmitted bidirectionally.
Keywords: Encoding algorithm, Low complexity, Computing units, Systematic polar codes, Generator matrix
transformation
1 Introduction
Polar codes proposed by Arikan [1] can theoretically reach
the Shannon limit. It has been widely given attention in the
communication field because of its low complexity and good
decoding performance. As early as 2008, Arikan proposed
the concept of channel polarization and carried out a
rigorous mathematical proof [2]. For the selection of infor-
mation bits of polar codes, there are some patterns, such
as Bhattacharyya parameters [3] and density evolution [4].
The hardware implementations of the traditional non-sys-
tematic polar code (NSPC) encoding were introduced [5–
7]. However, the complexity and computing resources
were significantly consumed when fully utilizing the gen-
erator matrix of the polar codes to design the hardware
structure. Hoyoung et al. [8] proposed partially parallel
encoder structure that can reduce latency. However, the
resource consumption increased due to the length of the
polar codes. Compared to NSPC, the SPC proposed by
Arikan [9] outperformed them in the bit error rate. Van-
gala et al. [10] proposed three encoding algorithms and
used the recursion method to find a suitable equilibrium
between a memory cell and a computing unit. Chen et al.
[11] improved the encoding algorithms designed by Van-
gala et al. [10] to simplify the storage patterns for SPC. In
[12], Sarkis et al. introduced SPC and developed a hard-
ware structure of the decoder. The improved hardware
structure increased the throughput of the polar decoder.
When the hardware was implemented [13], the input and
output ports were exchanged to obtain the SPC encoder
based on the NSPC encoder. However, the latency and re-
source consumption were twice than that of the hardware
implementation with NSPC. Wang et al. found a method
that utilized the property of parity check matrix to reduce
the computational units [14–16]. This approach can be
utilized for both SPC and NSPC to reduce computational
units. By studying the encoding flow graph of SPC, we
found out that some of computational units can be
omitted. This omission is determined by the encoding
structure and the exclusive Or (XOR) operations.
In this paper, we define some variables which are
determined by code length, code rate, and the selection
for information bits. The two lemmas regarding the
transformed generator matrix have been proved. After
applying the property of the transformed generator
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matrix, the proposed algorithm can reduce the number
of XOR computing units according to the iterative prop-
erty of the generator matrix. The iteration property can
make the submatrix with a particular lower triangular
structure. This submatrix is a part of the original
generator matrix and can have all elements with zero
value. Besides the zero submatrices obtained from the
iteration process, there are still some other elements
with zero value in the original matrix. These extra
zero elements can also be omitted when computing
XOR logical operations.
The rest sections of this paper are organized as
follows. The comparisons between SPC and NSPC are
introduced in Section 2. The existing encoding algo-
rithms of SPC are reviewed in Section 3. Our simplified
process to use XOR operations is also discussed in this
section. The distribution rule of information bits, defin-
ition of variables, and the lemma proof are shown in
Section 4. The case study of our optimized encoding
algorithm (OEA) matrix transformation is presented in
Section 5. Results and analysis are discussed in Section 6.
Conclusions are found in Section 7.
1.1 Methods/Experimental
The research content of this paper is mainly theoretical
derivation and analysis, and specific experimental verifi-
cation will be carried out in future research.
2 Systemic and non-systemic polar codes
Based on the channel polarization theory, the length of
polar codes is N = 2n, n ≥ 1, where n is a positive
integer. Let A represent the set of the indices of the
information bits. The code rate is R = K/N, where K
represents the length of information bits and is the
number of the elements in a set of A. Information bits
selection is determined by Bhattacharyya parameters
[17]. Let Ac represent the complement of a set of A. The
index set Ac = {0,1,…,N − 1} − A is for the frozen bits,
and the length of Ac is N − K. u = (u0, u1,⋯, uN − 1)
represents the message vector, where ui denotes an arbi-
trary element of the vector of u. x = (x0, x1,⋯, xN − 1)
represents a codeword vector, where xi indicates a
random component in the vector of x. The generator
matrix GN is defined as
GN ¼ Fn ð1Þ
where ⊗ denotes Kronecker power operation, n =
log2(N), and F denotes two-dimensional matrix F = [1,
0; 1, 1]. Applying the property of Kronecker product,
we can construct a generator matrix as
GN ¼ F
n−1 0
Fn−1 Fn−1
 
¼ GN=2 0GN=2 GN=2
 
ð2Þ
The codeword vector of x for NSPC can be repre-
sented by the encoding Eq. (1)
x ¼ uGN ¼ uAGA þ uAcGAc ð3Þ
where GA is a submatrix of GN, and it is constructed
by the rows of indices in A. GAc is a submatrix of GN
and is constructed by the rows of indices in Ac. uA =
(ui: i∈A), uA u and uAc = (uj: j∈Ac), uAc u, and uAc
= u − uA. The symbol of ⊕ represents a mod-2 addition
or a logical XOR operation in the binary domain.
Arikan [9] first proposed the mathematical formula
shown in Eqs. (4) and (5) for SPC:
xA ¼ uAGAA þ uAcGAcA ð4Þ
xAc ¼ uAGAAc þ uAcGAcAc ð5Þ
where GAA denotes the submatrix of GN consisting of
the array of elements (Gi,j) with i∈A, j∈A, and GAA =
(Gi,j: i∈A, j∈A). Similarly for the other submatrices of
GAcA = (Gi,j: i∈Ac, j∈A), GAAc = (Gi,j: i∈A, j∈Ac), and
GAcAc = (Gi,j: i∈Ac, j∈Ac). There is the same denotation
for xA = (xi: i∈A) and xAc = (xj: j∈Ac). If the matrix GAA
is invertible and the inputs to SPC encoder are uAc and
xA, then the output xAc from the SPC encoder is
xAc ¼ xA−uAcGAcAð ÞG−1AAGAAc þ uAcGAcAc ð6Þ
Consider that the decoding results are not affected by
the value of frozen bits [1], we can simplify the encoding
procedure by setting zero values to all frozen bits,
namely uAc = (ui = 0: i∈Ac). Then, xAc in Eq. (6) can be
simplified to
xAc ¼ xAG−1AAGAAc ð7Þ
where GAA
−1 is a lower triangular matrix with ones on
the diagonal and the submatrix of GAAc also includes a
lower triangular matrix. Hence, the matrix product of
GAA
−1GAAc has the same structure as GAAc. It has a
submatrix including a lower triangular matrix. We will
use the property of GAA
−1 = GAA in the binary domain
[9] to prove the Lemma 1 in Section 4 and the matrix
transformation in Section 5.
3 Proposed OEA for SPC
The development of the proposed OEA was motivated
by [9, 11]. The computational complexity can be
decreased by reducing the number of logical XOR
computing units. The following example illustrates the
procedure of omitting XOR computing units. After lo-
gical XOR operations, the output results are the same
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either from the approach to apply a generator matrix or
the method to apply an encoding diagram scheme.
Figure 1 shows the SPC encoding diagram with N = 8
and A = {1,3,5,6,7}. In Fig. 1, the encoding direction is
from bottom to top. The encoding process for information
bits starts from right to left. Then, the encoding process
for frozen bits is from left to right. The gray circles on the
rightmost represent the information bits, and the black
circles on the leftmost represent the frozen bits. The black
arrow on the right represents the computing direction of
the information bits. The black arrow on the left repre-
sents the computing direction of the frozen bits. Since the
value of the frozen bits does not affect the encoding result,
we set them to zero. The final outputs of the encoding are
the value of the rightmost black circles.
For a SPC encoder in Fig. 1, we can reduce the XOR
operation to obtain the output of x0, x2, and x4. From
Fig. 1, we can obtain
x0 ¼ u0⊕u4⊕u2⊕u6⊕u1⊕u5⊕u3⊕u7 ð8Þ
Consider that u0, u2, and u4 are frozen bits which are
set zero. Then, Eq. (8) can be rewritten as
x0 ¼ u6⊕u1⊕u5⊕u3⊕u7 ð9Þ
From Fig. 1, we also have the following relations
u7 ¼ x7;
u6 ¼ x6⊕x7;
u5 ¼ x5⊕x7;
u3 ¼ x3⊕x7;
u1 ¼ x1⊕x3⊕x5⊕x7
8>><
>>:
ð10Þ
Substitute Eq. (10) into Eq. (9), x0 becomes
x0 ¼ x6⊕x7ð Þ⊕ x1⊕x3⊕x5⊕x7ð Þ⊕ x5⊕x7ð Þ⊕ x3⊕x7ð Þ⊕x7
ð11Þ
After applying logical XOR operations, the output
results become zero if the input values are the same.
Thus, Eq. (11) can be rewritten as
x0 ¼ x6⊕x1⊕x7 ð12Þ
Similarly, x2 and x4 can be derived
x2 ¼ u2⊕u6⊕u3⊕u7 ¼ u6⊕u3⊕u7
¼ x6⊕x7ð Þ⊕ x3⊕x7ð Þ⊕x7 ¼ x6⊕x3⊕x7
ð13Þ
x4 ¼ u4⊕u6⊕u5⊕u7 ¼ u6⊕u5⊕u7
¼ x6⊕x7ð Þ⊕ x5⊕x7ð Þ⊕x7 ¼ x6⊕x5⊕x7
ð14Þ
By combining Eqs. (12), (13), and (14), we simplify
the encoding diagram illustrated in Fig. 1 to the dia-
gram in Fig. 2.
Compared with the computation complexity of ori-
ginal algorithm [11], the proposed OEA reduces the
computational units without increasing the memory bits.
Figures 1 and 2 show the difference of the number of
computing units. There are only four XOR computing
units to be reduced in Fig. 1. However, 12 XOR opera-
tions are omitted in Fig. 2. u1, u3, u5, u6, and u7 are
intermediate variables that can be ignored. The gray
nodes on the rightmost represent the information bits,
and the black nodes on the leftmost represent the frozen
bits. The right black nodes are unknown. The outputs of
the SPC encoder are x0, x2, and x4.
Fig. 1 SPC encoding diagram with N = 8 and A = {1, 3, 5, 6, 7}: The encoding direction is from bottom to top. The encoding process for
information bits starts from right to left. Then, the encoding process for frozen bits is from left to right. The gray circles on the rightmost
represent the information bits, and the black circles on the leftmost represent the frozen bits. The black arrow on the right represents the
computing direction of the information bits. The black arrow on the left represents the computing direction of the frozen bits. The final outputs
of the encoding are the value of the rightmost black circles
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The outputs of the SPC encoder also can be generated
from a two-dimensional generator matrix. For example,
we construct a generator matrix with the polar code
length N = 8
G8 ¼
1 0 0 0 0 0 0 0
1 1 0 0 0 0 0 0
1 0 1 0 0 0 0 0
1 1 1 1 0 0 0 0
1 0 0 0 1 0 0 0
1 1 0 0 1 1 0 0
1 0 1 0 1 0 1 0
1 1 1 1 1 1 1 1
2
66666666664
3
77777777775
ð15Þ
The codeword vector x can be obtained from the
matrix product of u (Eq. (3)) and above G8 (Eq. (15)).
For example, we can have the element x0 (Eq. (16)) by
multiplying u (Eq. (3)) with G8 (Eq. (15))
x0 ¼ u0⊕u1⊕u2⊕u3⊕u4⊕u5⊕u6⊕u7 ð16Þ
Comparing x0 in Eq. (16) to x0 in Eq. (8), we found
that the encoding result is the same. One is from an
SPC encoding diagram (Eq. (8)), and another one is
from a generator matrix approach (Eq. (16)). The
proposed OEA utilizes the characteristics of the
generator matrix and the matrix transformation. For a
general case with the code length N, Section 4 shows
that the outputs from a generator matrix approach
are the same as the outputs from a diagram
approach. For example, when N = 8 in Eq. (7), A =
{1,3,5,6,7}, and GAA
−1GAAc = [1, 0, 0; 0, 1, 0; 0, 0, 1;
1, 1, 1; 1, 1, 1]. xAc has the elements of x0, x2, and x4
as outputs. These outputs are the same as the results
from Eqs. (12), (13), and (14). Therefore, the charac-
teristics of the generator matrix can be considered to
use in the process of our encoding optimization algo-
rithm for a general case.
4 The theory of OEA
Before discussing the characteristics of the generator
matrix, we first divide the distribution of information
bits [15] into two groups based on the preset value.
Then, we divide the distribution of information bits
into two areas based on the bit channel index.
Figures 3, 4, 5, and 6 show the capacity of binary
erasure channels (BEC) when the code length N is
128, 256, 1024, and 2048, respectively. We can map
the bit channel index to the set of A and the set of
Ac according to the capacity value larger than or
smaller than the preset value. For the areas of all bit
channel index in A or all bit channel index in Ac, we
define them as non-hybrid areas. For the area of the
bit channel index belonging to both A and Ac, we
define it as a hybrid area. For example, in Fig. 3, we
can set up 0.7 as a preset capacity value. When the
capacity value is larger than 0.7, the bit channel index
belongs to the set of A. When the capacity value is
smaller than 0.7, the bit channel index belongs to the
set of Ac. For the set of A, we select the lowest index
in the area with capacity value larger than 0.7. We
draw a line 1 across the lowest index and denote the
left side of line 1 as a non-hybrid area. Similarly, for
the set of Ac, we select the highest index in Ac to the
area with capacity value smaller than 0.7. We draw a
line 2 across the highest index. We call the right side
of line 2 a non-hybrid area. We denote the area
Fig. 2 Our SPC encoding optimization algorithm diagram: The gray nodes on the rightmost represent the information bits, and the black nodes
on the leftmost represent the frozen bits. The right black nodes are unknown and the outputs of the SPC encoder are to obtain x0, x2, and x4
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between the line 1 and the line 2 as a hybrid area.
There are both frozen bits and information bits
distributed in this hybrid area. For Figs. 4, 5, and 6,
we can use the same approach to divide the areas
into a hybrid or a non-hybrid area and map the dis-
tribution of information bits into the set of A and Ac.
The following variables are defined to describe the
highest index value in Ac, the lowest index value in A,
the number of information bits, and the number of fro-
zen bits in the hybrid and non-hybrid areas. The defined
variables are listed in the Table 1.
For the non-hybrid area, the index value of pfi repre-
sents the number of the frozen bits, and N − plf − 1
represents the number of the information bits, where N
has been defined as the code length previously. The
value of N is the total number of all frozen bits and
information bits. The width of the hybrid area in the
generator matrix can be represented byΔ=plf − pfi + 1.
The value of Δ also represents the sum of the frozen bits
and the information bits in this hybrid area. Figure 7
shows these defined variables of pfi, Δ, N − plf − 1 when
the code length N is 16.
In Section 2, we have denoted GN as a lower triangular
with all ones across the diagonal and GN is invertible. In
binary GF (2), the invertible matrix is equal to itself,
GN
−1 = GN. Gi,j represents an element in the matrix of
GN. i, j∈N, where N = {0,1,...,N − 1}. When i = j, Gi,j = 1;
when i < j, Gi,j = 0.
We have following discrete function definitions. These
defined functions are used to show the lower triangle
Fig. 4 The capacity of bit channel at N = 256: The capacity of binary erasure channels (BEC) when the code length N is 256
Fig. 3 The capacity of bit channel at N = 128: The capacity of binary erasure channels (BEC) when the code length N is 128
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structure property of the generator matrix GN and its
submatrices of GAA and GAAc.
Discrete function definition:
fN(x) = x, where a discrete variable x of the function is
x∈N. The discrete function is N, fN(x)⊂N.
fA(x) = A(x), where a discrete variable x of the function
is x ∈{1, 2, ..., K}, K is the length of information bits. The
discrete function is A(x), fA(x)⊂A, and fA(1) = A(1) = pfi.
fA(x) is a monotone increasing function.
fc(x) = Ac(x), where the discrete variable x of the
function is x ∈{1, 2, ..., N − K}, N is the code length and
N − K is the length of frozen bits. The discrete function
is Ac(x), fc(x)⊂Ac, and fc(N − K) = Ac(N − K). fc(x) is a
monotone increasing function.
Since both matrix GN and GAA are square matrices,
for the defined function fN(x) = x, in which x represents
the xth row of GN as well as the xth column of GN, fN(x)
can represent the fN(x)th row of GN as well as the fN(x)
th column of GN. For fA(x) = A(x), x represents the xth
row of GAA and GAAc, as well as xth column of GAA.
fA(x) represents A(x)th row in GN as well as A(x)th
column of GN. For fc(x) = Ac(x), x represents the xth
column of GAAc and fc(x) represents the Ac(x)th row of
GN as well as Ac(x)th column of GN.
Lemma 1: GAA is a lower triangular with all ones
across the diagonal.
Proof: For GAA, when x = y, x,y∈{1,2,... ,K}, fA(x) =
fA(y). So fN(fA(x)) = fN(fA(y)). Since fA(x),fA(y)∈A⊂N, and
Fig. 5 The capacity of bit channel at N = 1024: The capacity of binary erasure channels (BEC) when the code length N is 1024
Fig. 6 The capacity of bit channel at N = 2048: The capacity of binary erasure channels (BEC) when the code length N is 2048
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GfA(x),fA(y) = 1, (GAA)x,y = 1. When x < y, x,y∈{1,2,...,K},
due fA(x) is a monotone increasing discrete function, so
fA(x) < fA(y). Hence fN(fA(x)) < fN(fA(y)). Because of fA(x),
fA(y)∈A⊂N, we obtain that GfA(x),fA(y) = 0. Hence, (GAA)
x,y = 0. Given the property that the inverted matrix
has the lower triangular structure if the original one
has the lower triangular matrix, GAA is a lower
triangular; therefore, the inverted GAA
−1 has a lower
triangular matrix.
Lemma 2: A submatrix of GAAc has the lower triangu-
lar structure.
Proof: For fA(x1), when x1∈{1,2,...,Δi}, fA(x1)∈{A(1),
A(2), ..., A(Δi)}, fA(1) = A(1) = pfi. For fc(x2), in which
x2∈{N − K − Δf, N − K − Δf+1, ... ,N-K}, fc(x2)∈{Ac(N −
K − Δf ), Ac(N − K − Δf+1),..., Ac(N − K)}. fc(N − K) =
Ac(N − K) = plf. In the hybrid area, we know that A(1)
< Ac(N − K − Δf ) and A(Δi) < Ac(N − K). As we know
from the above analysis, each information bit index is
smaller than the previous frozen bit index. Due to fA(x)
and fc(x) are monotone increasing discrete functions, so
fA(x1) < fc(x2), GfA(x1),fc(x2) = 0, and (GAAc)x1,x2 = 0. The
property of a submatrix GAAc with lower triangular
structure exists if fA(x1) < fc(x2), where x1 and x2 are in
different discrete sets, x1∈{1,2,...,Δi} and x2∈{N − K −
Δf, N − K − Δf+1, ... , N − K}.
5 A case study of OEA
For the case of code length of N = 16, suppose the code
rate is 1/2, we will have K = 8, A = {3, 5, 7, 9, 11, 13, 14,
15}, and Ac = {0, 1, 2, 4, 6, 8, 10, 12}. For the generator
matrix of G16 in Fig. 8a, the rows of information bits
indices can be extracted to form (G16)A shown in Fig. 8a,
b, c1, and c2 which illustrate the detailed procedures of
the matrix transformation.
The row elements in the solid line box in Fig. 8a form
a new matrix (G16)A shown in Fig. 8b. In Fig. 8b, fA(1) =
A(1) = 3 and fc(N − K) = Ac(N − K) = 12, so the third
column represents the first information bit pfi and the
12th column represents the last frozen bit plf . We can
form (G16)AA in Fig. 8c2 by extracting the columns from
the dashed box in Fig. 8b. To form (G16)AAc shown in
Fig. 8c1, we can use the remaining columns from the
Fig. 8b. By the Lemma 1, (G16)AA is a lower triangular
matrix with all ones across the diagonal, (G16)AA
−1 =
(G16)AA, GAA
−1 is a lower triangular matrix. By the
Lemma 2, (G16)AAc has a lower triangular structure. For
the general case of N = 2n, n ≥ 1, the dimension of the
lower triangular matrix in (G16)AAc is N − K − pfi + 1.
The dimension of (G16)AAc is N − K, minus the first part
of the matrix, so the remaining matrix size is d = N − K
− pfi + 1. GAA
−1 is the inverse of itself, and it is a lower
triangular matrix with the dimension of K.
The matrix (G16)AA
−1and (G16)AAc in Fig. 9a and b are
partitioned to obtain a block of a zero submatrix. To
further discuss about general case, Fig. 9a can be
Table 1 Defined variables
Variable Definition
pfi The first information bit index
plf The last frozen bit index
Δ The width of the hybrid area
Δi The number of information bits
in hybrid area
Δf The number of frozen bits
in hybrid area
Fig. 7 The information bits and frozen bits distribution at N = 16: For the non-hybrid area, the index value of pfi represents the number of the frozen
bits, and N − plf− 1 represents the number of the information bits, where N has been defined as the code length previously. The value of N is the total
number of all frozen bits and information bits. The width of the hybrid area in the generator matrix can be represented byΔ=plf − pfi + 1. The value of
Δ also represents the sum of the frozen bits and the information bits in this hybrid area. These defined variables of pfi, Δ, N − plf − 1 when the code
length N is 16
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partitioned and written as several submatrices of g1, g2,
g3, and g4 in Fig. 10a. The submatrix g2 is a zero matrix.
Figure 9b can be partitioned into submatrices of c1, c2,
c3, and c4 in Fig. 10b. The submatrix c2 is a zero matrix.
6 The block matrix in Fig. 10a and b can be
written as Eqs. (17) and (18), respectively
G−1AA ¼
g1 g2
g3 g4
 
ð17Þ
GAAc ¼ c1 c2c3 c4
 
ð18Þ
When d is even, the sizes of the submatrices of g1,
g2, g3, and g4 are d2  d2,d2  ðK− d2Þ,ðK− d2Þ  d2, and ðK−
d
2Þ  ðK− d2Þ , respectively. And the sizes of subma-
trices of c1, c2, c3, and c4 are d2  ðN−K− d2Þ,d2  d2,ðK−
d
2Þ  ðN−K− d2Þ , and ðK− d2Þ  d2 , respectively. Due to
(a)
(b)
(c1) (c2)
Fig. 8 Matrix extraction process: For the generator matrix of G16 in a, the rows of information bits indices can be extracted to form (G16)A shown
in b. a–c2 illustrate the detailed process of matrix transformation. The row elements in the solid line box in a are formed into a new matrix (G16)A
shown in b
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the zero property of g2 and c2, Eq. (7) can be
rewritten as
xAc ¼ xAG−1AAGAAc ¼ xA
g1c1 0
g3c1 þ g4c3 g4c4
 
ð19Þ
For Eq. (19), when d is even, the dimension of the
zero submatrix in GAA
−1GAAc is d2  d2; when d is odd,
the size of the zero submatrix in GAA
−1GAAc is d−12
 d−12 . The computing procedures are omitted when
multiplying such zero submatrix during an encoding
process. Therefore, we can save the computing re-
sources after applying the proposed OEA. The OEA
is universal for general cases. The pseudocodes of our
OEA are listed in the algorithm for the proposed
OEA. We can clearly understand the characteristic of
the proposed algorithm and the difference between
the encoding algorithm in [11].
7 Result analysis
Table 2 discusses the dimension d of lower triangular
submatrix of GAAc at different code lengths of N and
(a) (b)
Fig. 9 Matrix segmentation at N = 16: The matrix (G16)AA
−1and (G16)AAc in a and b can be divided to obtain the submatrix with all elements of zeros,
respectively. To further discussion general case, a can be segmented into submatrices of g1, g2, g3, and g4 shown in Fig. 10a. The submatrix g2 is a zero matrix
(a) (b)
Fig. 10 Matrix segmentation at N = 2n: Fig. 9a can be partitioned and written as several submatrices of g1, g2, g3, and g4 shown in a. Fig. 9b can
segmented into submatrices of c1, c2, c3, and c4 shown in b. The submatrix c2 is a zero matrix
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different code rates of R, where d =N −K − pfi + 1.
Detailed data of three different code lengths and three dif-
ferent code rates for each of them are listed in this table.
Figure 11 shows the ordinate in a linear plot. The
relation between d and R is in a linear relationship for
each of code length N. The value changes of pfi can be
negligible to a code length.
Figure 12 shows the variation trend of d with the code
length N. At different code rates (for example, R = 0.5,
0.75, and 0.9), d increases when the code length N be-
comes short. Especially, when R = K/N = 0.5, the growth
trend is faster than others. In other words, the smaller
the code rate is, the greater the value of d will be.
After applying the proposed OEA to the transformed
matrix, the percentages of zero elements of the lower tri-
angular part are shown in Table 3. For SPC and NSPC, the
percentages of zero elements shown in Table 3 are calculated
by Eqs. (20) and (21), respectively.
POEA−NSPC ¼
d2−d
 
=2
N2
ð20Þ
POEA−SPC ¼
d2−d
 
=2
N  N−Kð Þ ð21Þ
For NSPC, 0.47% of the computing resources can be
saved when N = 1024 and R = 0.9. However, when N =
1024 and R = 0.5, only 11.8% of the computing resources
can be saved. For SPC, 58.5% of the resource consump-
tion can be saved when code rate R = 0.5 and the code
length N = 2048. When the code rate increases, the per-
centage of zero elements in the lower triangle decreases.
However, the percentage is almost invariable at different
code lengths for SPC and NSPC at the same code rate.
The comparison of systematic polar encoders is shown
in Table 4. Unlike [10, 11], we use the total times of
XORs to represent the computational complexity in this
paper. For the Encoder A in [10] and the SPC in [11],
the times of XORs can be approximated as ðN2 þ NÞðn2
þnÞ=2 > n22  N2 > N2 and NðN2 þ NÞ=2≥ N
3
2 , respect-
ively. However, for the proposed OEA, the computa-
tional complexity can be decreased to NK due to NK −
K2 −N + K = (N − K)(K − 1) <NK. Therefore, the compu-
tational complexity of the OEA is lower than that of En-
coder A in [10] and SPC in [11]. As for the Encoder B,
Encoder C, and NSPC in [10], the times of XORs can be
Table 2 Detailed data of d
N R K pfi d
1024 0.5 512 16 497
0.75 768 4 253
0.9 922 4 99
2048 0.5 1024 16 1009
0.75 1536 8 505
0.9 1843 4 202
4096 0.5 2048 32 2017
0.75 3072 8 1017
0.9 3686 1 410
Fig. 11 Variation trend of d with code rate R: The ordinate in a linear
form. The relation between d and R is in linear for each of code length
N. The value changes of pfi can be negligible to a code length
Fig. 12 Variation trend of d with code length log2N for a different R:
The variation trend of d with code length N. And it shows a semi-
logarithmic relationship. At different code rates, d increases with the
code length N for R = 0.5, 0.75, and 0.9, respectively
Table 3 Percentages of zero elements in the transformed
matrix for our OEA algorithm
R N = 210 = 1024 N = 211 = 2048 N = 212 = 4096
OEA NSPC (%) SPC (%) NSPC (%) SPC (%) NSPC (%) SPC (%)
0.5 11.8 47.0 10.9 58.5 12.3 49.2
0.75 3.0 16.2 3.0 16.2 3.1 16.4
0.9 0.47 5.2 0.48 5.4 0.49 5.5
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approximated as N(1 + log2N) > o(N), N(1 + 2log2N) >
o(N), and N2 log2N > oðNÞ, respectively. Compared with
the recursive algorithms Encoder B, Encoder C, and
NSPC in [10], the advantage of the times of XORs of the
proposed OEA is not obvious, but it is beneficial to
hardware implementation. For the proposed OEA, the
operation of the matrix segmentation and transform-
ation can be completed in the preprocessing stage,
followed by multiplication of matrix and vector, which
can be realized by XOR gate. There is no reverse trans-
mission process of signal, which is beneficial to the tim-
ing and pipeline design of the hardware. The Encoder B,
Encoder C, and NSPC in [10] are implemented by the
recursive algorithm based on divide-and-conquer
method in the software design, and the signal is passed
from the first level to the last level, and then passed back
to the first level. This process of bidirectional transmis-
sion of signals is not conducive to hardware implemen-
tation, especially in high-speed pipeline structures.
8 Conclusions and prospect
In this paper, we propose an optimization algorithm
OEA for SPC. The number of zero elements in the
transformed generator matrix and their locations can be
determined in the proposed OEA. In the case of code
rate reaching 0.5, half of the number of XOR computing
units can be omitted to save computation resources due
to the large number of zero elements found in the
submatrix. For other code rates higher than 0.5, a
smaller number of the computation units is saved. The
proposed OEA not only reduces the number of XOR
computing units compared with the existing non-recur-
sive algorithms, but also is beneficial to hardware imple-
mentation compared with the existing recursive
algorithms.
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